

Sub D1
B1
cancel

4 providing a second plurality of memory banks of semiconductor memory devices, each
5 memory bank being accessible to the first and second processors for operations selected from
6 the group comprising read and write operations; and

7 storing subsets of said audio data in the second plurality of memory banks, the subsets
8 corresponding to different groups of audio channels.

sub D2
B2

1 3. (Amended) The method of claim 1 wherein [P is equal to two] the second
2 plurality of memory banks includes two memory banks.

1 5. (Twice Amended) A system having first and second buses for processing real-
2 time audio data from a first plurality of audio channels, the system comprising:

sub D4
B3

3 a first processor and a second processor coupled to said first and second busses,
4 respectively; and

5 a second plurality of memory banks of semiconductor memory devices coupled to said
6 first and second buses for storing said audio data, said second plurality of memory banks being
7 accessible to the first and second processors for operations selected from the group comprising
8 read and write operations, said second plurality of memory banks storing subsets of audio data,
9 said subsets corresponding to different groups of audio channels.

sub D5
B4

1 6. (Amended) The system of claim 5 further comprises [P] a plurality of selectors
2 coupled said first and second buses to select said memory banks for access by one of said first
3 and second processors.

sub D5
B5
council

1 7. (Amended) The system of claim 6 wherein [P] the plurality of selectors include
2 [P] a plurality of address multiplexers and [P] data transceivers.

B5

10.
p.

1 (Amended) The system of claims 5, wherein the [P] memory banks include
2 dynamic random access memories.

B